P : Positive RLO Edge Detection
| Parameter | Data Type | Memory Area | Description |
| <address> | BOOL | I, Q, M, D, L | The address specifies which edge memory bit will store the previous RLO. |
Description
The Positive RLO Edge Detection instruction detects a change from 0 to 1 (rising edge) at the specified address and indicates this with an RLO of 1 after the instruction. The current signal state at the RLO is compared with the signal state of the address (the edge memory bit). If the signal state of the address is 0 and the RLO is 1 before the instruction, the RLO will be 1 (pulse) after the instruction, in all other cases the RLO is 0. The RLO prior to the instruction is stored in the address.
Status Word
| | BR | CC 1 | CC 0 | OV | OS | OR | STA | RLO | FC |
| writes | - | - | - | - | - | 0 | X | X | 1 |
1 comments:
PLC
Serial Communication Interview Questions & Answers
Modbus Communication Interview Questions & Answers
Fieldbus Communication Interview Questions
OPC Communication Interview Questions & Answers
Control Systems Interview Questions & Answers
Interview Questions on PID Controllers
Post a Comment